Regviz

NXP Semiconductors /MIMXRT1011 /IOMUXC_GPR /GPR12

Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text

Interpret as GPR12

Share

Cut and paste this URL to share the unmodified register and value:

https://regviz.com/r/NXP Semiconductors/MIMXRT1011/IOMUXC_GPR/GPR12#0x0

31 2827 2423 2019 1615 1211 87 43 0 0 0 0 0 0 0 0 00 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 (FLEXIO1_IPG_STOP_MODE_0)FLEXIO1_IPG_STOP_MODE 0 (FLEXIO1_IPG_DOZE_0)FLEXIO1_IPG_DOZE

FLEXIO1_IPG_DOZE=FLEXIO1_IPG_DOZE_0, FLEXIO1_IPG_STOP_MODE=FLEXIO1_IPG_STOP_MODE_0

Description

GPR12 General Purpose Register

Fields

FLEXIO1_IPG_STOP_MODE

FlexIO1 stop mode selection. Cannot change when ipg_stop is asserted.

0 (FLEXIO1_IPG_STOP_MODE_0): FlexIO1 is functional in Stop mode.

1 (FLEXIO1_IPG_STOP_MODE_1): When this bit is equal to 1’b1 and ipg_stop is asserted, FlexIO1 is not functional in Stop mode.
FLEXIO1_IPG_DOZE

FLEXIO1 ipg_doze mode

0 (FLEXIO1_IPG_DOZE_0): FLEXIO1 is not in doze mode

1 (FLEXIO1_IPG_DOZE_1): FLEXIO1 is in doze mode

Links

()

Register License

Copyright 2016-2019 NXP All rights reserved.

SPDX-License-Identifier: BSD-3-Clause

 ()

Register Reference

https://github.com/cmsis-svd/cmsis-svd-data